Abstract -The next generation RFID system for ubiquitous identification and sensing requires both energy and system efficiency. This paper describes an efficient passive RFID system using impulse ultra-wideband radio (IR-UWB), at a 10m operation range. Unlike conventional passive RFID systems which rely on backscatter and narrowband radio, IR-UWB is introduced as the uplink (communication from a tag to a reader). By utilizing a specialized communication protocol and a novel ALOHA-based anti-collision algorithm, such Semi-UWB architecture enables a high network throughput (2000 tag/sec) under the low power and low cost constraint. A tag design for proof of concept is finally presented.
II. SYSTEM SPECIFICATION

A. Design Consideration
Compared with other wireless communication systems, RFID holds some characteristics that need to be concerned during the system level design.
System capacity: A huge number of tags might appear in a reading zone simultaneously. Further more, due to the massive tags environment; multi-access (anti-collision) algorithm is essential for the system efficiency.
Asymmetrical traffic loads and resources: Unlike other RF communication systems, the traffic loads of RFID are highly asymmetrical between the uplink and the downlink. The data (e.g. synchronization, command) broadcasted from the reader is small, but the traffic transmitted by a great number of tags in the field is rather heavy. In the hardware perspective, tags have very limited resource such as memory, power supply, and computational ability, but a reader can be a powerful device.
Reading speed: Reading speed in terms of processing delay is an important metric. High processing speed could be achieved by either a high data rate link for the tag to reader communication, or an efficient anti-collision algorithm.
Low power and low complexity hardware implementation: Because RFID tags are resource-limited devices, the implementation upon the system specification must be simple and energy-efficient.
B. Semi-UWB Architecture
On the basis of the considerations above, we propose a Semi-UWB system architecture illustrated in figure 1. Due to the nature of the impulse UWB radio, the IR-UWB transmitter integrated on the RFID tag provides a robust, high speed and high security uplink under a low power and low complexity implementation. Instead of the typical full-UWB system, the traditional RF transceiver is applied as the downlink, for reasons that 1) the extremely high power consuming and complex UWB receiver is not feasible for resource-limited RFID tags; 2) The low downlink traffic becomes insignificant for the system efficiency, hence a low data rate narrowband radio is adequate.
The reader broadcasts commands to tags using UHF (860MHz ~ 960MHz). The modulation is ASK with pulse interval encoding (PIE). The data rate (clock frequency) is adaptive from 40Kbps (KHz) to 160 Kbps (KHz) controlled by the reader. A tag replies information by transmitting UWB signal with a fixed data rate of 1Mbps. The UWB pulse rate is 10MHz, i.e. each bit of information is represented with a sequence of 10 pulses with a width equal to Tp = 500ps. The modulation options include OOK or PPM, depending on the type of the IR-UWB transmitter [6] .
C. Data Communication Protocol
1). Operation Procedure
The specification in higher levels is a further issue that determines the energy efficiency as well as the system throughput. Hereby, we devise a specified data communication protocol for the proposed Semi-UWB architecture. The frame format, also called round, which represents an operation initiated by readers, is composed by four phases: powering, start of frame (SOF), commands, and processing. In the powering phase, the reader radiates continuous sinusoid wave to power passive tags. A SOF is used for frame synchronization. The sequence consists of ten continuous bit 0s and a bit 1. Afterwards, tags decode the received command and response the reader.
An acknowledgement mechanism is employed to guarantee the successful receptions and to disable the identified tags. Unlike traditional RFID where data integrity (QoS) is controlled by both readers and tags such as CRC check, in our work, only readers take charge of error handling. As a result, CRC checker can be removed from a tag that reduces the complexity. In each valid operation, the tag sends its current data and the reader checks the correctness of the operation. Because the uplink speed is high, this approach will not cause the processing delay even transmitting whole data. Besides, low energy consumption of UWB signal enables data transmission in the passive system.
A tag should maintain three control flags indicating its current status. 
2). Anti-Collisions
All tags in the reading filed respond after receiving either Wakeup or Request commands. However their responses may collide on the radio channel, therefore can not be received by the reader. The problem referred to as the Tag-collision. An effective system must avoid this collision by using anti-collision algorithm in order to enable the reader to collect many tags simultaneously. In order to increase its feasibility and efficiency, several versions of the ALOHA algorithm are presented in [7] . Among them, the most widely used one in wireless sensor and identification systems is the framed slotted ALOHA algorithm. Time is divided into discrete time intervals, called slots. A frame is a time interval between requests of a reader and consists of a number of slots. A tag randomly selects a slot in the frame and responds to the reader. A procedure called acknowledgment is required to resolve collisions The overall goal of the anti-collision algorithm is to reduce the retrieving period with simply hardware implementation and low power consumption. To improve network throughput, we propose a more efficient scheme to overcome the anti-collision problem. It is based on the framed slotted ALOHA algorithm by employing following improvements. 1) We use a pipelined scheme to overcome the bottleneck caused by the low data rate downlink. In conventional approaches, a time slot contains a tag's data packet and the acknowledgement from the reader. Because of great asymmetry between the downlink and the uplink (UWB data rate is much higher than the narrowband radio data rate), the acknowledgement sent by the reader to tags becomes a bottleneck that degrades the network throughput. This problem can be solved by using a pipelined method posing the data packet and its corresponding acknowledgement in two adjacent slots. As can be seen in figure 3 , a tag transmits data in the slot K, and then receives the corresponding ACK in the slot K + 1.
2) The maximum system efficiency of the framed slotted ALOHA is achieved when the N approximately equals to n, where N is the frame size and n is the tag number [8] . Dynamic frame sizes allocation replaces the traditional fixed framed ALOHA. With the tag number estimation algorithm [9] , the reader can estimate the number of tags, and regulate the optimized frame size.
3) The reader skips idle slots using the scalable global clock controlled by the reader. It eliminates the delay introduced by empty slots.
FIGURE 4 -SKETCH OF IDLE SLOT SKIPPING 3). Performance Analysis
Hereby, the system efficiency is defined as the ratio of the successful transmission time to the frame size. Given N slots and n tags, the number of r of tags in one same slot is binomially distributed as (1), the maximum system efficiency of the Framed ( )
Slotted Aloha is achieved when the N approximately equals to n [8] . If the frame size is small but the number of tags is large, too many collisions will occur and the fraction of identified tags will degrade. On the other hand, when the number of tags is much lower than the number of slots, the wasted slots can occur. As the description in the previous section, the dynamic frame size allocation can provide the optimal frame size to achieve the maximum throughput. Moreover, the idle skipping method can eliminate the delay caused by the empty slots. The simulation results of the system performance are shown in figure 5 and figure 6 . As can be seen, more than 1000 tags can be processed within 500ms. Table 1 presents the comparison result with some standardized RFID protocols. A low power and low complexity Semi-UWB RFID tag for proof of concept is designed ( figure 7) . The module consists of five parts: a narrowband receiver, a UWB transmitter, a power scavenging unit, a clock circuitry, and a digital baseband. The narrowband receiver receives RF signal and demodulates it into digital signal. The power scavenging unit converts the incoming RF signal to DC voltage and supplies the whole circuitry of the tag. It also generates a power-on-rest signal to the baseband when the capacitor is charged. A low frequency clock is captured from the received data as the baseband control. Another high frequency clock for the UWB pulse generator is imported by dividing the carrier of the incoming RF signal. The digital baseband is responsible for control, i.e., decodes commands, programs memory, fetch data, and exports data to the transmitter. Detailed circuit design and implementation issues are discussed in [2] .
A protocol processor of RFID tags is designed to meet the specification of the previous section. Figure 8 illustrates the block diagram of the baseband processor. The control unit is formed by several FSMs which generate control signals to each sub module whereas sub modules send status signals to the control unit. A 128-bit memory is organized in three segments: 64 bits ID, 16 bits CRC and 48 bits reserved for other data. The pseudo number generator (PNG) and the slot counter are used to implement the transmission protocol and the anti-collision algorithm. The TX cache is a multiclock module. Data is loaded into TX cache or transmitted to FSM using global clock. During the transmitting process, it uses 1 MHz clock to send the data to the modulator where generates 10 MHz digital signal to the front-end. The circuit simulation is successful and the design is tested by FPGA prototype. The ASIC for UMC 0.18μm is implemented using Synopsys DC for synthesis and Cadence SoC encounter for layout. The final results are summarized in table 2. 
IV. CONCLUSION
The future RFID-based ubiquitous identification and sensing applications expect both energy efficiency and system efficiency. A novel RFID system using impulse UWB technique is presented in this paper. The asymmetrical architecture and the specified communication protocol increase the processing speed and network throughput. A tag module is designed, and the simulation shows that the power consumption of the tag module is feasible for the batteryfree passive system. Future work will be conducted by tag chip typeout and reader development. 
